

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRIII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRIII CHANNEL A
09	DDRIII CHANNEL B
10	RS880 HT-LINK I/F
11	RS880 PCIE I/F
12	RS880 SYSTEM I/F
13	RS880 STRAP ,SPMEM
14	RS880 POWER & GND
15	ICS9LPRS477
16	ATI SB710 PCIE/PCI/CPU/LPC
17	ATI SB710 ACPI/USB/GPIO/AUDIO
18	ATI SB710 SATA/SPI/IDE/HWM
19	ATI SB710 POWER & GND
20	PCI EXPRESS x16 ,x1
21	PCI SLOT 1, 2
22	RGB Connector
23	IDE ,FDD ,HDMI ,DVI Connector
24	COM/LPT/F_USB
25	ALC889A

[illegible]

Model Name:GA-MA785GMT-UD2H

Component value change history

Version: 3.3

P-Code: U97028-0

[illegible]

Circuit or PCB layout change for next version

[illegible]


GIGABYTE™

Title	BOM & PCB HISTORY
-------	------------------------------

Size	Document Number
Custom	GA-MA785GMT-UD2H

Date: Monday, April 19, 2010 Sheet 2 of 35

RS880 CUSTOMER DESKTOP REFERENCE DESIGN




GIGABYTE

BLOCK DIAGRAM

Size	Custom	Document Number	GA-MA785GMT-UD2H	Rev	3.3
Date:	Monday, April 19, 2010		Sheet	3	of 35

L0_CADIN_L[0..15] < L0_CADIN_L[0..15] 10
 L0_CADIN_H[0..15] < L0_CADIN_H[0..15] 10
 L0_CADOUT_L[0..15] < L0_CADOUT_L[0..15] 10
 L0_CADOUT_H[0..15] < L0_CADOUT_H[0..15] 10




CPU_VDD_RUN = VCORE
 CPU_VDDA_RUN = VDDA25
 VLDT_RUN = VCC12_HT
 CPU_VDDIO_SUS = DDR15V
 CPU_VDDR = CPU_VDDR12



VLDT_A = VCC12_HT
 VLDT_B = HT12B






M2CPU

AM2RM/PP/BU/PB[12KRC-04K812-11R]


GIGABYTE


Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-MA785GMT-UD2H	3.3	
Date:	Monday, April 19, 2010	Sheet	4 of 35














L0 CADIN L[0..15] <L0_CADIN_L[0..15] 4

L0 CADIN H[0..15] <L0_CADIN_H[0..15] 4

L0 CADOUT L[0..15] <L0_CADOUT_L[0..15] 4


L0 CADOUT H[0..15] <L0_CADOUT_H[0..15] 4




GIGABYTE™

Title		
RS880 HT-LINK I/F		
Size	Document Number	Rev
B	GA-MA785GMT-UD2H	3.3
Date:	Monday, April 19, 2010	Sheet 10 of 35







POWER DIFFERENCE TABLE				POWER DIFFERENCE TABLE			
PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLT18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLT18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDLT33	+3.3V	NC	NC




Please use 1mm pad size,
place all ELT test pads
on bottom side only





- 1- PLACE ALL THE SERIES TERMINATION
RESISTORS AS CLOSE TO U800 AS
POSSIBLE
2- ROUTE ALL SRCCLKTx AND SRCCLKCx
AS DIFFERENT PAIR RULE
3- PUT DECOUPLING CAPS CLOSE TO U800
POWER PIN

Place R800/801 less than 500 mils away from U800
R851 less than 100 mils away from R800/801
route CPU clock as 100ohm differential pair



	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLOCK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK

NB CLOCK INPUT TABLE


NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P				
	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPSSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	


* the GFX_REFCLK input is required for all cases

USB11 FRONT PANEL
 USB10 FRONT PANEL
 USB9 FRONT PANEL
 USB8 FRONT PANEL
 USB7 FRONT PANEL
 USB6 FRONT PANEL
 USB5 FRONT PANEL
 USB4 FRONT PANEL
 USB3 REAR PANEL
 USB2 REAR PANEL
 USB1 REAR PANEL
 USB0 REAR PANEL


either HWM inputs or PWR_GD signals
 can be used for power-up sequencer


IMC_GPIO17 IMC_GPIO16
 ROM TYPE:
 H, H = Reserved
 H, L = SPI ROM DEFAULT
 L, H = LPC ROM
 L, L = FWB ROM










GIGABYTE™

Title

RGB

Size

Custpm

Document Number


GA-MA785GMT-UD2H



Rev

3.3



Date: Monday, April 19, 2010

Sheet 22 of 35









FRONT SIDE USB1




FRONT SIDE USB2




FRONT SIDE USB3







INTEL FRONT AUDIO




AZALIA CODEC ALC892/ALC889A/ Colay



	ALC892	ALC889A
CR16	X	O
CR24	X	O
CR25	X	O
CBC42	10uF/X5R	X
CR2	20K/1%	20K/0.1%
CR9	O	X
CR10	X	O
CBC10/CBC11/CBC12/ CBC13/CBC44/CBC45	4.7uF /X5R	4.7uF /X5R
CR4/CR8/CR18/CR23/ CR11/CR12/CR28/CR29/ CR49/CR50/CR43/CR44/ CR45/CR48/CR59/CR60	75 ohm	75 ohm





CD IN





For Audio precision test



A3RJ/13P/B/[11NR6-403006-01_11NR6-403006-02]
3RJ+15F/[11NR6-403004-11]




USB_1394_ESATA




A3RJ/13P/OBG/[11NR6-403006-71]
3RJ+15F/[11NR6-403004-31]


LINE OUT
FRONT OU




LINE-IN




MIC




SURROUND



CEN/LFE




SURR BACK














GIGABYTE™


Title			
AUDIO JACK			
Size	Document Number	Rev	
Custom	GA-MA785GMT-UD2H	3.3	
Date:	Monday, April 19, 2010	Sheet	26 of 35




Hardware Monitor circuits











Title			
POWER SEQUENCE ,EUP			
Size	Document Number	Rev	
Custom	GA-MA785GMT-UD2H	3.3	
Date:	Monday, April 19, 2010	Sheet	31 of 35





$$0.6 \cdot (1 + 2K/2.37K) = 1.106V$$

NB_VCC_OV1	NB_VCC_OV2	NB_VCC
L	X	1.20V
X	L	1.30V
L	L	1.40V




$$0.6 \cdot (1 + 2.1 \text{K} / 2\text{K}) = 1.23\text{V}$$


VCC_SB_OV1	VCC_SB_OV2	VCC_SB
L	X	1.30V
X	L	1.40V
L	L	1.50V




SVDUAL




3VDUAL




$$1.25 \times (1 + 169/100) = 3.36V$$



VDD_MEM_OV1	VDD_MEM_OV2	VDD_MEM
L	X	1.60V
X	L	1.70V
L	L	1.80V




4 VIA to GNI




$$0.6 \cdot (1 + 1.69K/1K) = 1.614V$$

DDR18V_OV1	DDR18V_OV2	DDR18V_OV3	DDR18V_OV4	DDR15V
L	X	X	X	1.65V
X	L	X	X	1.70V
L	L	X	X	1.75V
X	X	L	X	1.80V
L	X	L	X	1.85V
X	L	L	X	1.90V
L	L	L	X	1.95V

VCC18



ATI for vcc3/vcc18 power ramp-up 2.1V

**GIGABYTE™**

Title	DDRII POWER, VCC18
-------	--------------------

Size C	Document Number GA-MA785GMT-UD2H	Rev 3.3
Date:	Monday, April 19, 2010	Sheet 33 of 35

